



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/989,250

11/20/2001

Robertus Mominicus Joseph Verhaar

NL 000627

9630

24738

7590

02/01/2005

PHILIPS ELECTRONICS NORTH AMERICA CORPORATION  
INTELLECTUAL PROPERTY & STANDARDS  
1109 MCKAY DRIVE, M/S-41SJ  
SAN JOSE, CA 95131

EXAMINER

LUU, CHUONG A

ART UNIT

PAPER NUMBER

2818

DATE MAILED: 02/01/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	09/989,250	VERHAAR ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Chuong A. Luu	2825	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on November 02, 2004.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-6 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-6 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Response to Arguments***

Applicant's arguments with respect to claims 1-6 have been considered but are moot in view of the new ground(s) of rejection.

## **PRIOR ART REJECTIONS**

### **Statutory Basis**

#### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

### **The Rejections**

Claims 1-2 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nguyen et al. (U.S. 5,665,620) in view of Lien et al. (U.S. 5,310,700).

Nguyen discloses a method for forming concurrent top oxides using reoxidized silicon in an EPROM with

(1) a substrate (12) having a patterned ONO insulating layer (22, 24, 30) (see Figure 6) over a portion thereof, and characterized by the steps of forming an insulating layer comprising an Oxide-Nitride-Silicon layered structure (16, 18, 20) on the substrate (12) (see column 2, lines 66-67 and column 3, lines 1-37. Figures 2-4),

subsequently re-oxidizing the silicon layer (see column 2, lines 55-57) of the remaining Oxide-Nitride-Silicon structure (16, 18, 20) so as to form an ONO insulating layer structure (22, 24, 30) (see Figure 6);

(2) wherein the silicon layer (20) comprises an amorphous silicon layer (see column 3, lines 15-16);

(6) wherein the silicon layer is re-oxidized into a thermal oxide (see column 3, lines 56-59).

Nguyen teaches the above outlined features except for applying a photoresist to the silicon surface as part of a patterning process and stripping the photoresist once a required patterning process has been completed. However, Wang discloses a method for etching a layer of oxides with (1)..... applying a photoresist to the silicon surface as part of a patterning process and stripping the photoresist once a required patterning process has been completed (see column 4, lines 10-21. Figure 4). It would have been obvious to one having ordinary skill in the art at the time of the invention was made to modify the teaching of Nguyen (in accordance with the teaching of Lien). Doing so would facilitate the manufacture of the semiconductor device and protect the underlying layer.

Claims 3-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nguyen et al. (U.S. 5,665,620) in view of Lien et al. (U.S. 5,310,700) and further in view of Shin et al. (U.S. 6,180,457 B1).

Nguyen and Lien teach everything above except for wherein a non-volatile memory cell is applied as part of the semiconductor structure, which non-volatile memory cell employs the ONO insulating layer between a floating gate and control gate thereof; wherein a non-volatile memory cell is applied with a control gate formed from a conductive layer which also serves to form part of a peripheral semiconductor structure; wherein the subsequent oxidation of the silicon sub-layer of the Oxide-Nitride-Silicon insulating layer takes place also to provide a high voltage oxide layer for a peripheral structure. Furthermore, Shin discloses a method of fabricating non-volatile semiconductor device with (3) wherein a non-volatile memory cell is applied as part of the semiconductor structure, which non-volatile memory cell employs the ONO insulating layer between a floating gate and control gate thereof (see column 6, lines 47-67. Figure 13); (4) wherein a non-volatile memory cell is applied with a control gate formed from a conductive layer which also serves to form part of a peripheral semiconductor structure (see column 7, lines 11-42; column 11, lines 58-65 and column 12, lines 9-10); (5) wherein the subsequent oxidation of the silicon sub-layer of the Oxide-Nitride-Silicon, which becomes Oxide-Nitride-Oxide or ONO, insulating layer takes place also to provide a high voltage oxide layer for a peripheral structure (see column 6, lines 52-64). It would have been obvious to one having ordinary skill in the art at the time of the invention was made to modify the above teachings of Nguyen and Lien (in accordance with the teaching of Shin) with ONO is positioned between control gate and floating gate and a control gate formed from a conductive layer which also serves to form part of a peripheral semiconductor structure. Even though, Shin is silent

Art Unit: 2818


about the ONO layer as a high voltage oxide, it is inherently that one having ordinary skill in the art would recognize that structure with same material would perform its function same as claimed. Doing so would facilitate the manufacture of the semiconductor device and increase the retention time of a non-volatile semiconductor device.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A. Luu whose telephone number is (571) 272-1902. The examiner can normally be reached on M-F (6:15-2:45).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Chuong Anh Luu  
Examiner  
January 29, 2005